Zi Yan 5c0541e11c mm: introduce cpu_icache_is_aliasing() across all architectures ... In commit eacd0e950d ("ARC: [mm] Lazy D-cache flush (non aliasing VIPT)"), arc adds the need to flush dcache to make icache see the code page change. This also requires special handling for clear_user_(high)page(). Introduce cpu_icache_is_aliasing() to make MM code query special clear_user_(high)page() easier. This will be used by the following commit. Link: https://lkml.kernel.org/r/20241209182326.2955963-1-ziy@nvidia.com Fixes: 5708d96da2 ("mm: avoid zeroing user movable page twice with init_on_alloc=1") Signed-off-by: Zi Yan <ziy@nvidia.com> Suggested-by: Mathieu Desnoyers <mathieu.desnoyers@efficios.com> Reviewed-by: Mathieu Desnoyers <mathieu.desnoyers@efficios.com> Acked-by: Vlastimil Babka <vbabka@suse.cz> Cc: Alexander Potapenko <glider@google.com> Cc: David Hildenbrand <david@redhat.com> Cc: Geert Uytterhoeven <geert+renesas@glider.be> Cc: John Hubbard <jhubbard@nvidia.com> Cc: Kees Cook <keescook@chromium.org> Cc: Kefeng Wang <wangkefeng.wang@huawei.com> Cc: Matthew Wilcox <willy@infradead.org> Cc: Miaohe Lin <linmiaohe@huawei.com> Cc: Ryan Roberts <ryan.roberts@arm.com> Cc: Vineet Gupta <vgupta@kernel.org> Signed-off-by: Andrew Morton <akpm@linux-foundation.org>		2024-12-18 19:04:43 -08:00
..
boot
configs
include	mm: introduce cpu_icache_is_aliasing() across all architectures	2024-12-18 19:04:43 -08:00
kernel
lib
mm
net
plat-axs10x
plat-hsdk
plat-sim
plat-tb10x
Kbuild
Kconfig	mm: introduce cpu_icache_is_aliasing() across all architectures	2024-12-18 19:04:43 -08:00
Kconfig.debug
Makefile	ARC: build: Try to guess GCC variant of cross compiler	2024-12-13 14:39:24 -08:00